
2011 Microchip Technology Inc.
DS39932D-page 175
PIC18F46J11 FAMILY
REGISTER 11-4:
PMMODEL: PARALLEL PORT MODE REGISTER LOW BYTE (BANKED F5Ch)(1)
R/W-0
WAITB1(2)
WAITB0(2)
WAITM3
WAITM2
WAITM1
WAITM0
WAITE1(2)
WAITE0(2)
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-6
WAITB<1:0>:
Data Setup to Read/Write Wait State Configuration bits(2)
11
= Data wait of 4 TCY; multiplexed address phase of 4 TCY
10
= Data wait of 3 TCY; multiplexed address phase of 3 TCY
01
= Data wait of 2 TCY; multiplexed address phase of 2 TCY
00
= Data wait of 1 TCY; multiplexed address phase of 1 TCY
bit 5-2
WAITM<3:0>:
Read to Byte Enable Strobe Wait State Configuration bits
1111
= Wait of additional 15 TCY
.
0001
= Wait of additional 1 TCY
0000
= No additional Wait cycles (operation forced into one TCY)
bit 1-0
WAITE<1:0>:
Data Hold After Strobe Wait State Configuration bits(2)
11
= Wait of 4 TCY
10
= Wait of 3 TCY
01
= Wait of 2 TCY
00
= Wait of 1 TCY
Note 1:
This register is only available in 44-pin devices.
2:
WAITBx and WAITEx bits are ignored whenever WAITM<3:0> = 0000.